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Abstract 
In this thesis, we will describe an experimental study of one possible soft failure mechanism during 
power-on electrostatic discharge (ESD). For contact discharge into a test chip mounted on a board, logic 
upsets can be triggered by a parasitic NPN structure which couples the ESD protection to an N+ diffusion 
in the core circuitry.  
This type of upset often involves contention between the transistor and the parasitic structure. 
Therefore, the likelihood for logic upsets to occur is sensitive to transistor sizing, as well as the collection 
efficiency of the parasitic structure.  The collection efficiency is affected by various factors, including 
spacing and collector size. 
The occurrence of logic upsets is dependent on the ESD pulse injected. They are observed during 
transmission line pulses of various widths, where the upset pattern changes according to the pulse width. 
Upsets are also observed during system-level ESD tests, such as the ISO 10605 stress.  
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1. Introduction
 
1.1 Motivation 
Electrostatic discharge (ESD) is the situation where static electric charge is dissipated to ground or 
transferred to another object. During this process, there exists a large current of short duration, which may 
damage or disturb an integrated circuit on the path [1], [2], [3].  There has been extensive study to prevent 
component level ESD failures where heating or voltage overshoot causes hard failure or significant 
degradation of the circuit [4], [5], [6]. During component level ESD testing, stress is applied to the power-
off integrate circuit directly. The robustness of integrated circuits during component-level ESD is not well 
correlated with the robustness during system-level ESD [7], [8], where the stress is added upon the input 
of the system the circuit is embedded in. System-level ESD stress injects more current into a possibly 
power-on circuit with a different waveform. 
In the power-on state, an integrated circuit will also see soft errors. A soft error is the deviation from 
the circuit’s intended operation state due to ESD stress. Soft errors may cause the malfunction or reboot 
of a system. The triggering mechanism for a soft error may be difficult to discern due to the system 
complexity, encompassing the entire chip and the board. In principle, soft errors may result from 
fluctuations in the supply voltage, noise coupling between nodes, and/or undesired carrier injection. Soft 
error mitigation can be performed during chip design or during system design. In the former case, an 
understanding of what makes a circuit vulnerable to upset is needed; in the latter case, the triggering 
mechanism must be understood.  
Outside the ESD community, the term “soft error” is often used to describe a logic state change that 
results from bombardment of the IC by energetic particles (e.g. alpha particles), which, in turn, create 
excess carriers in the substrate. A state change occurs when a high impedance circuit node collects charge 
carriers from the substrate, producing a change in the node voltage that is large enough to cause a logic 
error. Since many IO protection devices shunt at least a portion of ESD current into the substrate, it is 
reasonable to consider whether power-on ESD can produce logical errors by the particular mechanism 
described above.  
1.2 Thesis Overview 
We will demonstrate that logic upset can be caused by minority carrier injection during power-on 
ESD; measurement data are obtained using a 130 nm CMOS test chip. Chapter 2 briefly summarizes 
                                                     
Adapted, with permission, from Y. Xiu et al., “A mechanism for logic upset induced by power-on ESD,” EOS/ESD 
Symposium, 2014. 
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previous work regarding this type of minority carrier injection. Chapter 3 explains the mechanism by 
which this substrate current causes logic upsets. Chapter 4 introduces the design of logic circuits on the 
test chip. Chapter 5 shows the measurement of carrier collection on the standalone structures on the same 
chip, and Chapter 6 illustrates the pulse measurement results on the logic circuits. A simple model is also 
included based on the results from previous chapters. The main findings are summarized in Chapter 7.  
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2. Literature Review 
Minority carrier injection has long been identified as a potential hazard to integrated circuits built on 
bulk silicon substrates. The electrons injected into the p-substrate will cause latch-up if a substantial 
number of them are collected by N-wells. Models are proposed in [9] and [10] that predict how much 
current will be collected by the N-well given a certain amount of injection. These works show that the 
collected current is dependent on the layout parameters including distance and orientation of the N-wells 
being investigated, as well as whether other N-wells exist that also collect these injected electrons. The 
bandwidth of such parasitic NPN structures is very limited. In this thesis, the characteristics of an N+ 
diffusion collector will be studied. The potential hazard of this collection is now a soft error rather than a 
hard failure. Although the behavior of the N+ diffusion will be similar in the general trend, we will see 
how differently these two collectors behave. 
The electrons collected by any N+ diffusion may disturb the normal operation of the circuit that 
contains this node if the connected transistors are not strong enough to compensate the effect of this 
parasitic current.  One example of such disturbance on an analog circuit is described in [11] where the 
minority carriers in the substrate cause a potential variation and such noise is coupled onto the collector of 
an NPN transistor in the biasing circuit. Due to the high impedance of this particular node, the noise is 
great enough to cause the loss of the reference voltage down to the transistor threshold. In this work, one 
important characteristic for the upsets to occur is that the disturbed node is of high impedance, which 
implies that there is no low resistance path that maintains the potential of such a node at a fixed voltage. 
Such nodes also exist in digital circuits, especially for dynamic logic gates where the node potential is 
largely maintained by the charge on a parasitic capacitor. Therefore, there is need to show whether a 
similar upset will arise in logic circuits when minority carrier injection occurs. 
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3. Logic Upset by Substrate Current
 
3.1 Carrier collection mechanism 
Figure 1 illustrates an IO circuit with dual-diode ESD protection. During a negative ESD zap to the IO 
pin, electrons are injected into the substrate by the bottom ESD diode and the drain-body diode of the 
output driver NMOS, both of which are forward-biased. These PN junctions are referred to as the 
aggressors. 
VDDIO
VSSIO
IO
Top 
diode
Bottom 
diode
 
Figure 1. Typical CMOS IO. 
Figure 2 shows a CMOS cross-section, including an aggressor. Most of the injected minority carriers 
recombine with holes in the P-well/P-substrate or are collected by the N-type guard ring. However, any 
residual minority carriers can be collected by N+ diffusion areas inside the chip logic circuits. This 
minority carrier current will tend to pull down the potential of the N+ diffusion, leading to upset if a 
counteracting pull-up mechanism is not strong enough. This observation suggests that dynamic logic 
circuits, which include floating nodes, will be most susceptible to this soft failure mechanism. 
p+ n+ p+ n-well p+ n+ p+ n+
VSSIO IO VSSIO VDDIO VSS DATA DATA VDD
Iinj
e
n-well
Idiode INGRIdiode Iupset
-
Electron flux
Hole flux
P-substrate
 
Figure 2. Chip partial cross-section, highlighting minority carrier substrate injection (Iinj) and various mechanisms for 
removing the excess carriers.  
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3.2 Vulnerable circuit examples 
Figure 3 provides two examples of dynamic logic circuits. In both of the depicted circuits, the floating 
node is connected to an N+ diffusion which may collect excess minority carriers from the substrate. The 
aggressor and the “victim” logic are coupled by a parasitic NPN; this is shown in the equivalent circuit of 
Figure 4. 
D
φ 
CL
VSS
Q
VDD
VSS
A B C
φ 
φ 
CL
OUT
φ
Q
(a) (b)  
Figure 3. (a) Schematic of a dynamic logic gate. When φ is high, OUT will be floating if A, B and C are low. (b) Schematic 
of a dynamic negative D-latch. When φ is high,  ̅ will be floating. When nodes OUT and   ̅  are floating (“high-Z”), the 
data are preserved by charge on CL. 
VSSIO
VSS
CL
IESD
QNPN
RPW
Iupset
Pad  
Figure 4. Equivalent circuit for ESD-induced upset of dynamic logic circuits. The common base current gain of QNPN is 
very small because the N-well guard ring (not shown in the figure) around the aggressor removes minority carriers from 
the substrate before they arrive at the collector. 
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4. Test Chip Overview and Simulation 
This study is conducted on a customized 130 nm CMOS test chip. The details of the test chip may be 
found in Ref. [12]. The test chip includes standalone test structures that can be probed on the unpackaged 
die; some of the chips were left unpackaged for this purpose. The test chip also includes banks of logic 
circuits, which can be tested by mounting a packaged chip on the customized board described in [12]. The 
logic circuits’ outputs are read out before and after power-on ESD stresses, namely, power-on TLP, IEC 
61000-4-2, etc. The logic circuits on the test chip are modified versions of those depicted in Figure 3; they 
are described in detail later in this chapter.  
To ensure that any observed soft failures resemble those found in commercial ICs, the test chip design 
followed best practices for latch-up and noise mitigation. Within each IO cell, guard rings are placed 
around ESD devices and output drivers, and wide substrate and well ties are placed around each bank of 
transistors. The core circuitry is placed appropriately far away from the noisy IO circuitry. The logic 
circuits being monitored for upset are located a minimum of 57 μm away from the nearest ESD device 
(aggressor). 
The chip contains two banks of static latches and two banks of domino OR gates. Within one bank, the 
basic circuit is instantiated multiple times but with variations in transistor sizing and orientation relative 
to the IO pad. One bank of each circuit is adjacent to an IO cell with dual-diode ESD protection, and the 
other is adjacent to an IO cell with DTSCR and reverse diode protection. The circuit board described in 
[12] contains several test points. Each of the four IO pins closest to the banks of logic circuits is 
connected to its own test point through a trace on the board. A TLP measurement system, pulse generator 
or ESD gun may be connected to a test point and used to inject current into the test chip when it is 
powered up.  
4.1 Static latch 
The circuits in Figure 3 are inherently sensitive to noise, so they are often modified for enhanced 
robustness. Following this practice, static or “quasi-static” versions of these logic circuits were placed on 
the test chip. The latch used on the test chip is the static latch shown in Figure 5. When ϕ is low, node 
OUT is isolated from IN and its value is maintained by the flip-flop formed by the cross-coupled 
inverters.  
A description of each static latch is given in Table 1. In the table, an inverter size of 1 denotes a unit 
inverter, with transistor dimensions L = 120 nm, WN = 160 nm and WP = 320 nm. An inverter size of 2 
denotes that the transistor channel widths are two times larger. Static latches 1-8 are arranged in a 
column, oriented parallel to the chip edge, and located 57 μm from the closest N+ diffusion of the 
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aggressor diode. Static latches 9-16 are arranged in a row, orientated perpendicular to the chip edge, so 
their distance from the aggressor varies. A static latch with Orientation 1 has the input of its forward 
inverter (N+ diffusion at the output of the backward inverter) located closer to the aggressor, whereas for 
Orientation 2, the input of the backward inverter is nearer. These are illustrated in Figure 6. 
IN OUT
Forward 
inverter
Backward 
inverter
φ 
φ
Xa XbIN
 
 Figure 5. Schematic of a static latch and its driving inverter. Multiple copies of this circuit are on the test chip. 
Table 1. Static latch test structures 
Static Latch # Forward 
inverter size* 
Backward 
inverter size 
Orientation 
1 2 1 1 
2 4 2 1 
3 6 3 1 
4 6 2 1 
5 6 1 1 
6 6 3 2 
7 6 2 2 
8 6 1 2 
9-16** 2 1 1 
*The size is normalized to a unit inverter. 
**These latches are located progressively farther from the aggressor; the spacing ranges from 64 μm to 115 μm. 
 
 
Figure 6. Two orientations of the static latches. The ESD diode is not shown in full. Transistors and diode are not drawn 
to scale. Xa and Xb correspond to the nodes shown in Figure 5. The input and output inverters of the static latch are not 
shown. 
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4.2 Domino OR gate 
The combinational logic circuit implemented on the test chip is the domino OR gate shown in Figure 
7. When Strobe is high, the domino OR gate is in evaluation mode, and node X will have a relatively high 
impedance when In1, In2 through InN are all low, since the PMOS “keeper” device is small. The logic 
circuits of Figure 7 not only have better noise immunity than the circuits of Figure 3, they also have more 
immunity to ESD induced upset. 
VDD
VSS
In1 In2 InN
Strobe
OUT
Strobe
...
X
Keeper
 
Figure 7. Schematic of a quasi-static domino OR gate. Multiple copies of this circuit are on the test chip. 
Table 2 describes the domino gates. A unit-sized keeper has dimensions L = 2000 nm and W = 160 
nm. A keeper of size 2 has its width scaled up by a factor of 2. In a domino gate with Orientation 1, all of 
the input NMOS are equidistant from the aggressor; for orientation 2, one NMOS is closer than the 
others. These are illustrated in Figure 8. As is also evident from the figure, the domino gate’s output 
inverter is closer to the aggressor in Orientation 1. This will be shown to be significant in Chapter 7. 
Table 2. Domino OR gate test structures 
Logic Gate  # # of inputs Keeper size* Orientation Input type 
1 4 1 1 Tied low 
2 16 4 1 Tied low 
3 4 1 2 Tied low 
4 16 4 2 Tied low 
5 4 4 1 Tied low 
6 4 2 1 Tied low 
7 4 1 1 Driven 
8 16 4 1 Driven 
*The keeper size is with respect to a unit keeper 
Typically, each of the N inputs of a domino OR gate will be driven by the output of another logic gate. 
However, on the test chip, two different kinds of input signals are used. Some of the OR gates have their 
inputs driven by a buffer chain which takes the input from a IO pin The last stage of the buffer is an 
inverter with L = 120 nm, WN = 12.32 µm, and Wp = 24.64 µm. Most of the domino OR gates have their 
inputs hard-tied low by wiring them to the local VSS. This information is given in Table 2 under the 
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heading “Input type.” However, the input type is not expected to be important during TLP testing; this 
variation was included to study behavior during IEC 61000-4-2 testing [13], where coupled noise could 
disrupt the inputs.  
 
Figure 8. Two orientations of the domino OR gates. The ESD diode is not shown in full. The transistor and diode sizes are 
not drawn to scale. The strobed footer NMOS is not shown. 
4.3 Logic upset simulation setup 
It is important to know at what substrate current level the logic circuits on the test chip will experience 
data upset. This current level is estimated using circuit simulation with netlists from schematics. The load 
at node OUT is assumed to be an inverter twice as large as the output inverter. If the substrate current 
needed to cause upset is relatively large, the logic circuit will be robust against ESD. In the simulations, a 
parasitic NPN (shown in Figure 9) is used to discharge the victim node, which is initially at logic high, 
and the other circuit nodes are left intact. The parasitic NPN uses the Ebers-Moll model. The collector 
current is a 100 ns square pulse with 10 ns rise and fall times.  
IN OUT
Forward 
inverter
Backward 
inverter
φ 
φ
Xa Xb
Ic
GND QNPN
IN OUT
Forward 
inverter
Backward 
inverter
φ 
φ
Xa Xb
Ic
GNDQNPN
Iinj Iinj
IO IO
(a) (b)
IN IN
VDD
GND
In1 In2 InN
Strobe
OUT
Strobe
...
X
Keeper
Ic
GND
QNPN
Iinj
IO
(c)
 
Figure 9. Circuit schematic used for logic upset simulation of (a) static latch with output high, (b) static latch with output 
low, (c) domino OR gate with output low.  
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4.4 Simulation result 
Table 3 lists the minimum value of the NPN collector current that will trigger logic upset (denoted as 
Iupset). In this simulation study, the single most important factor that affects the robustness of the domino 
gate is observed to be the keeper size. Thus the domino gate with a size-4 keeper is less vulnerable than 
the gate with a size-1 keeper. However, as will be shown later in Chapter 6, the value of Iupset is also 
layout geometry dependent. 
The data of Table 3 indicate that the domino gates will be upset at far lower current levels than the 
latches. In both circuits, the node being pulled low by the parasitic NPN is simultaneously being pulled 
high by a PMOS—the keeper PMOS of Figure 7 and the PMOS in one of the cross-coupled inverters of 
Figure 5—a situation referred to as contention. In the static latch, the PMOS device in contention has a 
much larger W/L than its counterpart in the domino gate, and a correspondingly larger current drive, 
which is why the latches have higher immunity to upset. Given that the disturb current for the domino 
gates is on the order of μA and the ESD current will be on the order of A, it appears that even if just 1 out 
of every 10,000 of the injected electrons reaches node X of the circuit shown in Figure 7, upset may 
occur. This is equivalent to saying that upset may occur if the common base current gain of the parasitic 
NPN shown in Figure 9 is 10-5 or larger; common base current gain, α, is defined as    
  
  
. However, the 
NPN model used in the simulations does not capture the frequency dependence of the current gain. The 
experimental data shown later in Chapter 6 indicate that the long-base, parasitic NPNs have a very limited 
bandwidth and this somewhat lowers the logic gates’ susceptibility to ESD-induced upset. 
Table 3. Minimum NPN collector current to upset logic (from simulation). “Logic high” and “Logic low” refer to the 
initial state at node OUT. 
Static latch 
Forward 
inverter size 
Backward 
inverter size 
Logic 
high 
Logic 
low 
2 1 65 μA 143 μA 
4 2 138 μA 290 μA 
6 1 65 μA 439 μA 
6 2 138 μA 439 μA 
6 3 210 μA 439 μA 
Domino OR gate 
# of input Keeper size Logic low 
16 4 12 μA 
4 1 3.4 μA 
4 2 6.4 μA 
4 4 12.2 μA 
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5. Minority Carrier Collection by N+ Diffusions 
5.1 Test structure overview 
Whether the logic circuits will be disturbed is determined not only by how much current is required to 
trigger the upset, but also by how much current arrives at the victim from the substrate. The test chip 
includes standalone test structures (TS) for measuring the fractional current transfer from an aggressor to 
a victim, which is equivalent to the current gain α of the NPN shown in Figure 4. The TS layout is shown 
in Figure 10. Some of the layout dimensions are variable; these are listed in Table 4. A negative current 
source Iinj is connected to the cathode of the aggressor diode. All P+ diffusions are grounded and the N-
type guard ring is biased at 3.3 V. The victim N+ diffusion is biased at a variable voltage V1, where V1 ≥ 
0. The current collected by this diffusion, Icoll, is measured. 
p
+
n
+
p
+
n
-w
el
l
p
+
n
+
W
in
j
dn
dp
Ln
W
n
Aggressor Victim
W
p
Lp
p
+
n
+
 
Figure 10. Test structure layout with important dimensions marked. The aggressor is a multi-stripe P-well diode, but only 
two PN junctions are shown above. Winj = 50 μm, Wp = 2.68 μm. An N-type guard ring is placed around the aggressor. 
Table 4. Test structure layout parameters  
#  dn (μm) dp (μm) Wn (μm) Ln (μm) 
1 37.07 36.31 2.68 0.68 
2 73.91 36.31 2.68 0.68 
3 73.86 36.31 2.68 0.28 
4 83.91 46.31 2.68 0.68 
5* 36.43 36.43 2.68 0.68 
* The victim is rotated by 90-degree clockwise relative to the layout shown in Figure 10. 
5.2 Measurements 
A DC sweep of Iinj is conducted and Icoll measured, and the results are shown in Figure 11. Icoll has a 
fairly weak dependence on the DC bias at the victim, V1. 
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Figure 11. Collected current vs. injected current for TS1. 
Figure 12 compares the DC collection efficiency of the various test structures; here, collection 
efficiency refers to the ratio Icoll/Iinj, which is simply α0 of the NPN formed by the aggressor diode N+ 
diffusion, the P substrate, and the N+ victim. The two test structures which have the smallest spacing 
between the N+ victim and the aggressor, TS1 and TS5, have the highest collection efficiency; spacing dn 
is seen to be the most important layout parameter. 
 
Figure 12. Collection efficiency of the different test structures as measured at Iinj = 100mA and V1=1.5V. 
TS1 and TS5 have identically sized victim N+ diffusions but in TS1, the larger edge of the N+ victim 
faces the aggressor. TS1 has higher collection efficiency than TS5. There are two possible explanations 
for this finding, and these may not be mutually exclusive. One is that the length of the edge facing the 
aggressor is a more important dimension than is the total diffusion area, consistent with [9]. Secondly, 
TS1 may have higher collection efficiency than TS5 due to the different way in which its victim’s N+ and 
P+ diffusions are oriented relative to the aggressor [10].  
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The data plotted in Figure 13 and Figure 14 show that the collection efficiency is a decreasing function 
of the injected current, for Iinj values between 5 mA and 200 mA, presumably due to high-level injection 
effects. These data were obtained for TS1 and TS2, which are located at different distances from the 
aggressor. At the highest values of Iinj, which are characteristic of ESD currents, collection efficiency is 
quite small. It is also noted that collection efficiency is a decreasing function of frequency. Thus, for ESD 
currents of short duration, the collection efficiency would be even smaller. 
 
Figure 13. Collection efficiency vs. injected current for TS1.  
 
Figure 14. Collection efficiency vs. injected current for TS2.  
Figure 13 and Figure 14 are combined results of measurement from a semiconductor parameter 
analyzer and that from a pulse generator to get collection efficiency at a high injection current. For the 
measurement with a pulse generator, the injected current pulse is long enough so that the collection 
current arrives at its DC level. This is essentially a high-impedance, low-current transient measurement, 
the duration of which is longer than the time needed for the collection current to stabilize, but is shorter 
than the pulse width a semiconductor parameter can provide.  The measurement setup is shown in Figure 
15. The current into the victim is measured by the voltage drop across Rseries, a 10 kΩ resistor in series 
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with the victim, using a high impedance channel of the oscilloscope. The voltage measurements at the two 
nodes are both close to 1.5 V because of the power supply and the small difference is not smooth due to 
the noise. 
Victim
VSSIO
Aggressor
Die
Pulse generator
Rseries = 10 kΩ 
V2 V1
1.5 V
RPW 
 
Figure 15. Measurement setup of collection efficiency with a pulse generator.  The NGR and its connection are not shown. 
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6. Power-on ESD 
6.1 100ns TLP 
The test chip susceptibility to logic upset was first assessed by TLP testing; the pulses have 10 ns rise-
time and 100 ns pulse-width. There are two banks of static latches and two banks of domino OR gates on 
the chip. One bank of each circuit is adjacent to an IO cell with dual-diode ESD protection, and the other 
is adjacent to an IO cell with DTSCR and reverse diode protection. The circuit board described in [12] 
contains four test points, each of which is connected through a trace on the board to one of the four IO 
pins closest to the banks of logic circuit. For the IO cells closest to the domino OR gates, there is an 
output driver connected to the IO pin, as shown in Figure 16. The tri-state output driver in the pad cell 
being zapped is set to one of its three output states—low, high, or high-Z—before the pulse is applied. 
The ESD diodes at the pad can sustain currents greater than 6 A for 100 ns TLP, and TLP testing was 
restricted to current levels below this. Some of domino OR gates experienced data upset when negative 
current pulses were applied at the closest IO pad; the observed upsets are listed in Table 5. Two separate 
chips were tested to confirm that the results are repeatable; for both chips, the failures occur in the same 
sequence, e.g., domino gate 2 always triggers at a lower current level than domino gate 3. The data in 
Table 5 show that the state of the output driver affects the upset current threshold. A larger injected 
current is needed to trigger upset when the output driver is in the output low state. In this state, part of the 
ESD current may be shunted through the driver NMOS, rather than being injected into the substrate. 
Table 5. Domino gate upset during Negative 100 ns TLP test; the state of the output driver at the zapped IO is listed. The 
logic gates are described in Table 2. The table lists the minimum value of the pin current (Itrig) that causes logic upset. 
 Itrig (A) 
Logic Gate # IC 1, 
Drv. Low 
IC 2, 
Drv. Low 
IC 1, 
Drv. High 
IC 2, 
Drv. High 
IC 1, 
Drv.High-Z 
IC 2, 
Drv. High-Z 
2 3.38 3.18 3.17 2.98 3 3 
3 3.58 3.46 3.27 3.17 3.27 3.17 
4 3.77 3.56 3.36 3.36 3.76 3.36 
8 3.96 3.75 3.74 3.74 3.97 3.56 
7 4.35 4.33 4.14 4.11 4.15 4.14 
 
No logic upsets were observed for positive current pulses. This is consistent with the proposed 
mechanism of logic upset by collection of excess substrate minority carriers. A positive discharge into an 
IO pin will cause the top diode to inject holes into the substrate. This is not expected to cause logic upset 
by an analogous mechanism since the switching P+ diffusions of the logic circuits are located inside N-
wells, and thus isolated from the substrate. 
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Over the range of TLP currents investigated, none of the static latches suffered data upset, even when 
the closest IO is stressed, which is consistent with the prediction that these circuits would have a 
significantly higher disturb threshold than the dynamic gates. 
VDDIO
VSSIO
I/O
Top 
diode
Bottom 
diode
IESD1 IESD2
 
Figure 16. Current through driver circuit during negative TLP.  
6.2 Multiple pulse width TLP 
As reported in [12], none of the domino gates suffer upset during moderate-intensity IEC 61000-4-2 
testing, even when the ESD is applied at the IO pin closest to the domino gates. This is a strikingly 
different result from that obtained during TLP testing. However, during IEC stress, a large current enters 
the chip for a shorter time than during TLP, and this may be the source of the discrepancy. This 
hypothesis was tested by applying shorter duration TLP stress, where an SMA connector is mounted on 
the test pin. Indeed, when the pulse-width is less than 50 ns, no upset is observed. This result suggests that 
the NPN transistor linking the aggressor and victim has a limited bandwidth, and therefore the collector 
current is reduced when the current pulse applied to the emitter is of short duration. To investigate this 
conjecture, an additional test chip was subjected to variable width TLP testing. Pulse widths longer than 
500 ns are obtained using a solid-state pulse generator rather than a TLP system. In this case, the pulse 
generator giving a current pulse is connected to the test point. The injected pulse is filtered by a 10 ns rise 
time filter and the current is measured by the voltage across a 1 Ω resistor on the discharge path. 
The measurement results are summarized in Table 6, where the numbers in parentheses refer to the ID 
number of the domino gate that undergoes upset when the injected current reaches the indicated current 
level. The minimum value of injected current that triggers upset will henceforth be denoted as Itrig. There 
are eight unique domino gates, described in Table 2. Domino gates 9-16 refer to gates that are located in a 
bank adjacent to a neighboring IO pad, i.e., not the pad receiving the ESD zap; refer to Figure 17. Gate 9 
has an identical design to gate 1, gate 10 is identical to gate 2, etc. The table only lists the upset currents 
measured with the IO driver in the high-Z output state; the sequence in which gates undergo disturb is 
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almost never affected by the driver state (only one such case was observed, and the Itrig values for those 
two gates differed by less than 10 mA ). 
 
Figure 17. Layout view showing the position of the logic gates relative to the IO cell. 
Table 6. Domino gate upset during negative pulse testing, for pulse-widths in the range 50 ns – 3000ns. The state of the 
output driver at the zapped IO is High-Z. Logic gates 1-8 are described in Table 2. Domino gates 9 to 16 form a duplicate 
bank of gates located closest to an IO pad adjacent to the stressed one. The table lists the minimum value of the pin 
current that triggers logic upset. 
Itrig (A) 
50ns 75ns 100ns 200ns 450ns 500ns 1000ns 3000ns 
 
 
 
 
 
 
 
>5.5 
(2)4.298 (2)2.908 (2)1.127 (4)0.631 (4)0.616 (4)0.454 (4)0.388 
(3)4.668 (3)3.085 (4)1.161 (2)0.649 (2)0.631 (2)0.485 (2)0.406 
(4)5.051 (4)3.183 (3)1.272 (3)0.739 (3)0.721 (3)0.548 (8)0.46 
(8)5.246 (8)3.368 (8)1.361 (8)0.767 (8)0.729 (8)0.573 (3)0.504 
 
 
 
 
 
>5.5 
(7)3.837 (7)1.486 (7)0.894 (7)0.874 (7)0.679 (7)0.587 
(6)5.321 (6)2.101 (6)1.333 (6)1.258 (10)1.012 (10)0.804 
 
 
 
 
>5.5 
(1)2.717 (10)1.529 (10)1.438 (6)1.022 (6)0.918 
(10)2.76 (1)1.602 (1)1.513 (1)1.108 (1)0.939 
(9)3.848 (9)2.21  
 
 
>1.7 
(12)1.397 (12)1.086 
 
 
>4 
(11)2.29 (9)1.453 (11)1.189 
(12)2.293 (11)1.469 (9)1.193 
(5)2.695 
>1.7 >1.7 
(13-16)>3 
 
The data in Table 6 reveal that Itrig is a decreasing function of pulse width and that more distant 
domino gates, including those in the bank adjacent to a neighboring IO pad, get disturbed when the pulse 
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width increases. It is further observed that the sequence in which the domino gates undergo upset is not 
fixed; it can vary with the pulse-width.  Significantly, the dependency of the trigger current on the pulse-
width appears to weaken on the microsecond time scale, suggesting that for the longest pulses (3 μs), the 
collection efficiency is approaching its DC value, at least for the domino gates located closest to the 
aggressor. The following discussion of the measurement results will primarily focus on the data obtained 
using a 3 μs pulse width. 
6.2.1 Effect of spacing 
The placement of the domino gates with respect to the diode, which carriers most of the ESD current 
and injects minority carriers into the substrate, is shown in Figure 17. It is observed in Figure 18 that 
domino gate 2 has a smaller Itrig than the identical, domino gate 10, and that domino gate 3 has a smaller 
Itrig than gate 11, confirming that the aggressor-to-victim spacing is the most important parameter for 
determining upset. 
 
Figure 18. Itrig (A) of 2, 3, 10 and 11 during 1000 ns-3000 ns TLP tests. 
6.2.2 Effect of keeper size 
Domino gates 3 and 6 are both in the middle of the bank, as shown in Figure 17; this means they are 
equidistant from the aggressor. Both have 4 inputs, but gate 3 has a unit-sized keeper while gate 6 has a 
double-sized keeper. Based on the simulation data of Table 3, the trigger currents for these two gates are 
expected to differ by a factor of 0.53. From Figure 19 and also from Table 6, it is found that the trigger 
currents differ by a factor of 0.55 (during 3μs pulse testing), very close to the expected value. The two 
gates also have different orientations, but analysis in Section 6.2.6 indicates that is a less significant 
factor, especially for gates, such as these two, which have a small number of inputs. 
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Figure 19.  Itrig (A) of domino gates 3 (with keeper size of 1) and 6 (with keeper size of 4) during 100 ns-3000 ns TLP tests. 
6.2.3 Comparison between a “center” and an “edge” domino gate 
The minority carrier flow in the substrate is driven by a concentration gradient. As a result, the 
minority carrier substrate current near the center domino gates, i.e., gates 3-6, should be higher than for 
the outer gates, especially gates 1 and 8; see Figure 17. Domino gates 2 and 8, shown in Figure 20, are 
identical circuits with identical orientation; each has a different input type, but this does not affect Itrig 
during TLP testing. Despite the similarities, gate 8 has a slightly higher Itrig than gate 2, as shown in 
Figure 21. This is consistent with the claim that the minority carrier substrate current in the vicinity of 
gate 8 is smaller. This further explains why domino gate 1 has a high Itrig relative to other gates with the 
same ratio of keeper size to number of inputs. 
 
Figure 20. Locations of domino gates 2 and 8 with respect to the aggressor and minority carrier flow. 
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Figure 21.  Itrig (A) of 4-input domino gates 2 and 8 (both with keeper size of 4 and orientation 1) during 1000 ns-3000 ns 
TLP tests. 
6.2.4 Effect of N+ collector area 
The vulnerability of a domino gate depends on the size of its keeper and the geometry of its N+ 
diffusions. The dimension Wn shown in Figure 10 will be referred to as the width of the N+ diffusion; this 
is the dimension perpendicular to carrier injection and parallel to the chip edge. The dimension Ln is 
referred to as the length; it is the extent of the N+ diffusion along the path of carrier injection and 
perpendicular to chip edge. For actual domino gates with multiple N+ segments, Wn and Ln are the sum 
values in the corresponding direction, as shown in Figure 22. 
 
Figure 22. Layout view with Wn and Ln marked. The victim and diode sizes are not drawn to scale. 
In the following analysis, one of Wn and Ln is fixed, and the other dimension is increased; the effect on 
collection efficiency is analyzed based on the measured Itrig values. Domino gates 3 and 4 have equal Wn 
values, but Ln of gate 4 is 4 times longer than Ln of gate 3. As shown in Figure 23, for short pulses, 
domino gate 4 with a size-4 keeper is not significantly more robust than gate 3 with a unit-sized keeper, 
and for longer pulses it is less robust. This is not expected based on the circuit simulation results of Table 
3, where Iupset of gate 4 is 3.5 times larger than that of gate 3. This suggests that gate 4 has higher 
collection efficiency than gate 3, presumably because its N+ diffusion victim is longer. In this case, the 
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increased collection efficiency counteracts the effect of the larger keeper, and prevents gate 4 from 
achieving better robustness than gate 3. Thus it is concluded that α is an increasing function of Ln. 
 
Figure 23. Itrig (A) of domino gates 3 and 4 (both have orientation 2) during 100 ns-3000 ns TLP tests. 
6.2.5 Effect of Wn 
Gates 7 and 8 have equal lengths of (victim) N+ diffusion. However, the total width of this region is 
5.0 times larger in gate 8.  Based on the simulation results of Table 3 and Itrig of Table 6, which are 
summarized in Table 7, one can estimate that the collection efficiency of gate 8 is 4.5 times that of gate 7. 
Considering that gate 8 is slightly farther away from the aggressor than is gate 7, we conclude that the 
collection efficiency scales approximately linearly with the N+ diffusion width. 
Table 7. Collection efficiency comparison between domino gates 7 and 8 (both have orientation 1) 
Domino 
gate # 
# of Inputs:  
Keeper size 
Itrig at  
3μs (A) (meas.) 
Iupset (μA) 
(sim.) 
Collection Efficiency 
(Iupset/Itrig) 
7 4.1 0.587 3.4 5.79x10-6 
8 16.4 0.460 12 26.09x10-6 
 
6.2.6 Effect of orientation 
Gates 2 and 4 are identical circuits, but are oriented differently with respect to the aggressor. The two 
gates have nearly identical Wn and Ln, and thus the areas of the collecting diffusions can be considered to 
be equal. Specifically, for gate 2, Wn = 2.88 μm and Ln = 3 μm; for gate 4, Wn = 3 μm and Ln = 2.88 μm. 
Some of the N+ diffusions in gate 4 are located the same distance from the aggressor as are the N+ 
diffusions in gate 2, while the others are farther away.  
As shown in Table 8, for long pulse widths, gate 4 is more vulnerable to upsets than gate 2. This 
suggests a non-zero effect of orientation. Upset occurs if the parasitic NPN connected to node X pulls 
down the node voltage enough to switch the inverter’s output from low to high. This, in turn, disables the 
keeper, allowing the parasitic bipolar to easily finish discharging node X, with no contention from the 
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keeper. However, the N+ drain of the NMOS in the output inverter can also collect electrons from the 
substrate; refer to Figure 7. If the output node of the inverter is being pulled down by a parasitic NPN, 
this will help maintain the keeper in its on-state. As shown in Figure 8, in the Orientation 1 layout, the 
inverter output is more likely to be pulled low by substrate current because it is closer to the aggressor. 
This makes gate 2 more robust than gate 4 for pulse widths longer than 450 ns.  
On the shortest time scale, gate 4 becomes more robust. This is attributed to the limited bandwidth of 
its NPN, as discussed in the next section.  
Table 8. Itrig (A) of 16-input domino gates 2 and 4 (both have keeper size of 4) during 100 ns – 1000 ns TLP tests 
Domino gate # Orientation 100ns 200ns 500ns 1000ns 
2 1 2.908 1.127 0.631 0.485 
4 2 3.183 1.161 0.616 0.454 
 
6.2.7 NPN bandwidth 
The domino gate upsets are not triggered in the same sequence for all pulse widths. There is a clear 
trend that gates located farther from the aggressor become more vulnerable for longer pulses. This 
indicates that the NPN linking the aggressor to the victim has a bandwidth limited gain. The bandwidth is 
a decreasing function of distance (base length of the parasitic NPN), which makes distant domino gates 
more robust against short pulses even if they have a high DC collection efficiency. This can be illustrated 
by a comparison of domino gates 9 and 11, which have the same schematic level structure. As indicated 
in Table 9, for the longest pulse-widths, the two gates have similar Itrig, with gate 9 being very slightly 
more robust, presumably due to the orientation effect. However, for the shortest pulse-widths, gate 9 has a 
lower Itrig than gate 11. It is concluded that as the pulse-width decreases, the collection efficiency of gate 9 
decreases less rapidly than that of gate 11, which eventually results in a lower Itrig for gate 9. This result is 
not unexpected since gate 11 is located farther from the aggressor and its parasitic NPN should have a 
lower bandwidth.  
Table 9. Itrig (A) of 4-input domino gates 9 and 11 (which are identical on the schematic level) during 200 ns - 3000 ns TLP 
tests. 
Domino gate # Orientation 200ns 400ns 2000ns 3000ns 
9 1 3.848 2.21 1.235 1.193 
11 2 >4 2.29 1.233 1.189 
 
6.3 Modeling 
The measurement data obtained in this work are used to formulate a model to predict the collection 
efficiency of a given logic gate within an IC. Comparing the simulation results of Table 3 with the 
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measurement results of Table 5, one reaches the conclusion that the domino gates’ collection efficiency is 
on the order of 10-6-10-5, consistent with the measurement results shown in Figure 12. The collection 
efficiency is an exponentially decreasing function of the distance between the victim and aggressor [10]. 
Based on the above observations, a semi-empirical model of the collection efficiency α is formulated as 
given in (1).  
                    
      ̂ , (1) 
where k1, k2, L0 and    ̂ are fitting parameters, and Wn and Ln are the physical dimension of the N+ 
collector, as defined in Figure 10. From the available data, the exact relationship between α and Ln could 
not be determined, but the linear function               provides a reasonable fit. The utility of such 
a model is demonstrated next. 
The parameters for Equation (1) were extracted from the measurement data for the standalone test 
structures. Next, the equation was used to predict the ESD current level at which a soft error will be 
triggered in domino gate 4.  Gate 4 was chosen because it is centered with respect to the aggressor, 
similar to the positioning of the standalone test structures. Also, gate 4 has layout orientation 2 and thus 
the inverter output should be relatively undisturbed by the substrate current. From Table 3, Iupset of gate 4 
is 12 μA; that is, if the dynamic node of gate 4 collects 12 μA of substrate current under quasi-static 
conditions, a logical error may occur. Using equation (1), the collection efficiency of gate 4 is predicted to 
be 3.95x10-5. The static value of Itrig should be equal to Iupset/α, which is 0.320 A. The predicted Itrig gives a 
reasonable, conservative estimate of the actual Itrig. The Itrig value obtained during 3μs pulse testing,   
0.388 A, was roughly 20% higher than the predicted value, but it should be expected that the model will 
predict slightly lower Itrig. First, the data of Table 6 suggest that at the 3μs pulse-width, Itrig has not quite 
reached its DC value, which will be lower. Second, the predicted Itrig is based on Iupset obtained from 
circuit simulation (Table 3); these simulations will underestimate Iupset since they include a disturbance 
current (parasitic NPN collector current) at only one circuit node that connects to the input of the output 
inverter, i.e., the effect of a disturbance current at the output of the circuit is not included. This current 
reduces the potential of the output, counteracting the effect of the PMOS of the inverter. The exclusion of 
the disturbance current at the output will overemphasize the strength of the PMOS and present a worst 
case estimate. 
6.4 ISO 10605 
Ref. [12] has shown that none of the logic gates are disturbed in IEC 61000-4-2 up to ±5 kV. 
However, this does not guarantee that the logic gates are robust against all types of system-level ESD 
stresses. One such test is the ISO 10605 standard. There are 4 combinations of resistors and capacitors to 
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adjust the duration and magnitude of injection current. Current waveforms of +2kV ISO stress on a 
grounded, 2 Ω target with the 4 combinations as well as an IEC waveform of +2kV injected onto the same 
target are shown in Figure 24.  
 
Figure 24. Current into a grounded, 2 Ω target with 4 combinations of resistors and capacitors according to ISO 10605 
and IEC 61000-4-2. 
From the result of TLP tests using multiple pulse widths, the system-level stress that is likely to cause 
an upset without causing hard failures should generate a long-duration pulse with a low magnitude of 
current, such as the ISO waveforms with larger resistors in Figure 24, and the configuration with 2 kΩ 
resistor and 330 pF capacitor is selected for testing, with the results shown in Table 10. Compared with 
Table 6, the sequence of upsets that occur among the logic gates with increasing magnitudes of precharge 
voltage indicates that this ISO stress test result matches with a TLP pulse with pulse width between 500 
ns and 1000 ns. In Table 6, as the injected current increases, gates 4, 2, 3, 8, 7, 6, 10 have upsets 
successively when the pulse width is 500 ns, and that sequence changed to gates 4, 2, 3, 8, 7, 10, 6 when 
the pulse width is 1000 ns. 
In Table 10, all the logic gates with driven inputs are disturbed between -3 kV and -4 kV ISO stress.  
This is a sign of disturbance other than substrate carrier injection, which is universal to all logic gates no 
matter how their inputs are driven. The inputs of the logic gates comes from a buffer chain connected to 
an IO pin. As shown in Figure 24, the ISO stress includes a fast transient at the beginning 10 ns. This 
transient will couple noise to other traces on the board and the bond wires in the package, and will also 
cause power noise on the chip.  For an upset to occur on a domino OR gate with driven inputs only, the 
input of that gate must be interpreted as logic high relative to its local VSS. This may occur when the 
current into the chip surges and decreases quickly, leading to a potential in the inductive bond wire of the 
package that decouples the chip VSS to board ground by pulling VSS low, so that the voltage at the IO 
that takes the input will be interpreted as logic high relative to its VSS, and an upset in the gate with a 
driven input will occur. 
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In order to determine whether the upsets of the logic gates are actually only caused by the noise, a 10 
ns rise time filter is applied to the input stress, so that the transient at the beginning 10 ns of the stress is 
slowed down and mitigated. From the results shown in Table 11, it is observed that the noise-triggered 
upsets are removed, and the minimum precharge voltage to cause an upset in the corresponding logic gate 
is similar to the case shown in Table 10.  
Table 10. Domino gate upset during ISO 10605 with 2 kΩ resistor and 330 pF capacitor. The logic gates are described in 
Table 2. The table lists the minimum value of the precharge voltage (VISO) that causes logic upset. 
Logic Gate # VISO (kV) 
4 -2.57 
2 -2.59 
3 -2.70 
8 -2.73 
7 -3.10 
6,15,16* -3.21 
6,15,16* -4.28 
6 -5.35 
10 -5.40 
1 -6.42 
9,12 -7.49 
5, 10, 11, 13-16 <-8 
* Between -3.21 kV and -4.28 kV of ISO precharge voltage, there are upsets in the domino gates with driven inputs. These 
upsets are related to input noise. 
Table 11. Domino gate upset during ISO 10605 with 2 kΩ resistor and 330 pF capacitor. A 10 ns rise-time filter is applied 
to the input stress. The logic gates are described in Table 2. The table lists the minimum value of the precharge voltage 
(VISO) that causes logic upset. 
Logic Gate # VISO (kV) 
4 -2.65 
2 -2.67 
3 -3.04 
8 -3.05 
7 -3.58 
6 -5.35 
10 -5.88 
1 -6.31 
5, 9, 11-16 <-8 
 
This work focuses on minority carrier collection by N+ diffusions inside P-wells. Latch-up was not 
triggered in any of these experiments.  Minority carrier collection by N-wells is a known latch-up trigger 
mechanism; however, it is important to note that the trigger current for logic upset, which was shown to 
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be on the order of μA, is much smaller than that needed to trigger latch-up, which is on the order of 
hundreds of mA.  
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7. Conclusions 
Minority carriers are injected into a CMOS chip’s substrate during negative ESD stress to an IO pin. 
The subsequent collection of the minority carriers by N+ diffusions can trigger system-level ESD soft 
failures. Pure dynamic logic circuits, in which there is no charge restoration mechanism, are most likely 
to experience this kind of soft error. Icoll is the current collected by the N+ diffusions at a single circuit 
node in a logic circuit; the value of Icoll at which upset will occur, Iupset, may be found from circuit 
simulation. Iupset may be increased by including a PMOS pull-up at the vulnerable circuit nodes, and the 
value of Iupset goes up with the size of the PMOS. Icoll was modeled as Icoll = α∙IESD, where IESD is the ESD 
current injected at the IO pin. The collection efficiency α is an exponentially decreasing function of the 
distance from the IO to the logic circuit and also an increasing function of the N+ diffusion area at the 
circuit node being disturbed. Gates with large area N+ diffusions require stronger PMOS pull-ups to 
mitigate upset. Finally, it is worth noting that analog circuits which contain high impedance nodes, such 
as a gate bias node in a current mirror and an output of a gain stage in the amplifier, are also vulnerable to 
failure by the mechanism of carrier collection from the substrate [11]. 
During IEC testing, logic circuits that are placed far away, e.g. 50 μm, from the IO pad may not be 
affected by this upset mechanism due to the short pulse width, since the parasitic NPN which transfers the 
charge carriers to the core logic circuits has a very limited bandwidth due to its long base width. 
However, longer duration ESD events, such as ISO 10605 tests, will pose a hazard. 
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